More> Display Controller The Display Controller IP Core enables the easy addition of a display to existing or future FPGA designs, allowing the system designer to focus on the main application instead of dealing with display control issues. The IP core allows data buffering in an external memory device to provide virtual FIFO capability with up to 4 GB memory size. More> Stream Buffer Controller The Stream Buffer Controller IP Core implements a versatile Stream to Memory Mapped DMA bridge with 16 independent streams. Altium - 12-400-NB2DSK01 - NANOBOARD NB2 WITH XILINX SPARTAN-3. Optimized for superior performance and lowest total solution cost. The Aldec OEM Simulator perfectly complements Altium Designers powerful FPGA design capabilities by bringing industry leading VHDL and Verilog simulation. More> Drive Controller The Universal Drive Controller IP core enables the independent position and/or velocity control of up to 8 DC, BLDC or stepper motors directly from the SoC/FPGA. It is a complete development platform for systems on FPGAs including various soft processors for which compilers are included and various FPGA implemented peripherals with driver and application firmware support. Using VHDL for implementing one of the schematic units and Simulation and. Altium designer includes several C (and some C++) compilers. More> Design Services Enclustra provides services covering the whole range of FPGA-based system development: From high-speed hardware or HDL firmware through to prototype production. Knowing different features of Altium Designer 3. FPGA Manager Enclustra’s FPGA Manager™ solution allows for easy and efficient data transfer between a host and a FPGA over different interface standards like USB 2.0/3.0, Gigabit Ethernet and PCI Express. The next release of Altium Designer, which is scheduled to launch in the run up to FPGAworld, will feature Aldecs OEM simulator as the default VHDL or.

Altium fpga simulation